An Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates

Figure 4

Integrated design of asynchronous Viterbi decoder.