Table of Contents Author Guidelines Submit a Manuscript
The Scientific World Journal
Volume 2015 (2015), Article ID 749569, 10 pages
http://dx.doi.org/10.1155/2015/749569
Research Article

NULL Convention Floating Point Multiplier

1Centre for Research, Anna University, Chennai, Tamilnadu 600025, India
2Faculty of Information and Communication Engineering, College of Engineering, Anna University, Chennai, Tamilnadu 600025, India

Received 2 October 2014; Revised 18 December 2014; Accepted 5 January 2015

Academic Editor: Shih-Hsu Huang

Copyright © 2015 Anitha Juliette Albert and Seshasayanan Ramachandran. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. C. Smith and J. Di, “Designing asynchronous circuits using NULL convention logic,” Synthesis Lectures on Digital Circuits and Systems, vol. 4, no. 1, pp. 1–96, 2009. View at Publisher · View at Google Scholar
  2. S. K. Bandapati and S. C. Smith, “Design and characterization of NULL convention arithmetic logic units,” Microelectronic Engineering, vol. 84, no. 2, pp. 280–287, 2007. View at Publisher · View at Google Scholar · View at Scopus
  3. S. C. Smith, “Development of a large word-width high-speed asynchronous multiply and accumulate unit,” Integration, the VLSI Journal, vol. 39, no. 1, pp. 12–28, 2005. View at Publisher · View at Google Scholar · View at Scopus
  4. F. A. Parsan and S. C. Smith, “CMOS implementation of static threshold gates with hysteresis,” in Proceedings of the IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC ’12), pp. 41–45, October 2012.
  5. Z. Song and S. C. Smith, “Implementation of a fast fourier transform processor in NULL Convention logic,” in Proceedings of the International Conference on Computer Design, pp. 10–16, July 2013.
  6. S. Kotipalli, Y.-B. Kim, and M. Choi, “Asynchronous advanced encryption standard hardware with random noise injection for improved side-channel attack resistance,” Journal of Electrical and Computer Engineering, vol. 2014, Article ID 837572, 13 pages, 2014. View at Publisher · View at Google Scholar
  7. S. C. Smith, “Design of an FPGA logic element for implementing asynchronous NULL convention logic circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, no. 6, pp. 672–683, 2007. View at Publisher · View at Google Scholar · View at Scopus
  8. R. B. Reese, S. C. Smith, and M. A. Thornton, “Uncle—an RTL approach to asynchronous design,” in Proceedings of the 18th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC ’12), pp. 65–72, Lyngby, Denmark, May 2012. View at Publisher · View at Google Scholar
  9. S. K. Bandapati, S. C. Smith, and M. Choi, “Design and characterization of Null convention self-timed multipliers,” IEEE Design and Test of Computers, vol. 20, no. 6, pp. 26–36, 2003. View at Publisher · View at Google Scholar · View at Scopus
  10. C. M. Smith and S. C. Smith, “Comparison of NULL convention booth2 multipliers,” in Proceedings of the International Conference on Computer Design (CDES ’10), pp. 3–9, 2010.
  11. R. Sankar, V. Kadiyala, R. Bonam et al., “Implementation of static and semi-static versions of a bit-wise pipelined dual-rail NCL 2s complement multiplier,” in Proceedings of the IEEE Region 5 Technical Conference (TPS ’07), pp. 228–233, April 2007. View at Publisher · View at Google Scholar · View at Scopus
  12. L. Men and J. Di, “An asynchronous finite impulse response filter design for Digital Signal Processing circuit,” in Proceedings of the IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS ’14), pp. 25–28, College Station, Tex, USA, August 2014. View at Publisher · View at Google Scholar
  13. M. Al-Ashrafy, A. Salem, and W. Anis, “An efficient implementation of floating point multiplier,” in Proceedings of the Saudi International Electronics, Communications and Photonics Conference (SIECPC ’11), pp. 1–5, April 2011. View at Publisher · View at Google Scholar · View at Scopus
  14. K. M. Fant, Logically Determined Design: Clockless System Design with NULL Convention Logic, John Wiley & Sons, Hoboken, NJ, USA, 2005.
  15. K. K. Parhi, VLSI Digital Signal Processing Systems-Design and Implementation, John Wiley & Sons, New York, NY, USA, 2007.
  16. Dr.ScottC.Smith, http://www.ndsu.edu/pubweb/~scotsmit/CCLI_async.html.
  17. N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems perspective, Addison-Wesley, Boston, Mass, USA, 4th edition, 2011.