Design Time Optimization for Hardware Watermarking Protection of HDL Designs

Figure 2

Generation of the watermarked IP core using IPP@HDL.