Table of Contents Author Guidelines Submit a Manuscript
The Scientific World Journal
Volume 2015, Article ID 752969, 14 pages
http://dx.doi.org/10.1155/2015/752969
Research Article

Design Time Optimization for Hardware Watermarking Protection of HDL Designs

1Department of Electronics and Computer Technology, University of Granada, Campus Universitario Fuentenueva, 18071 Granada, Spain
2Instituto de Investigación en Tecnología Informática Avanzada (INTIA), Universidad Nacional del Centro de la Provincia de Buenos Aires (UNCPBA), B7001BBO Tandil, Argentina
3Department of Electrical and Computer Engineering, Florida State University (FSU), 2525 Pottsdamer Street, Tallahassee, FL 32310, USA

Received 4 September 2014; Accepted 17 February 2015

Academic Editor: Andrzej Materka

Copyright © 2015 E. Castillo et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. Keating and P. Bricaud, Reuse Methodology Manual for System-on-a-Chip Designs, Kluwer Academic Publishers, 1998.
  2. A. Vörg and W. Rosenstiel, “Automation of IP qualification and IP exchange,” Integration, the VLSI Journal, vol. 37, no. 4, pp. 323–352, 2004. View at Publisher · View at Google Scholar · View at Scopus
  3. I. Polian, W. Günther, and B. Becker, “Pattern-based verification of connections to intellectual property cores,” Integration, vol. 35, no. 1, pp. 25–44, 2003. View at Publisher · View at Google Scholar · View at Scopus
  4. J. Lach, W. H. Mangione-Smith, and M. Potkonjak, “Fingerprinting techniques for field-programmable gate array intellectual property protection,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 10, pp. 1253–1261, 2001. View at Publisher · View at Google Scholar · View at Scopus
  5. A. B. Kahng, J. Lach, W. H. Mangione-Smith et al., “Constraint-based watermarking techniques for design IP protection,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 10, pp. 1236–1252, 2001. View at Publisher · View at Google Scholar · View at Scopus
  6. I. Cox, M. Miller, and J. Bloom, Digital Watermarking: Principles & Practice, Morgan Kaufmann, 2001.
  7. I. Hong and M. Potkonjak, “Behavioral synthesis techniques for intellectual property protection,” in Proceedings of the 36th Annual Design Automation Conference (DAC '99), pp. 849–854, June 1999. View at Scopus
  8. R. S. Chakraborty and S. Bhunia, “HARPOON: an obfuscation-based SoC design methodology for hardware protection,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 10, pp. 1493–1502, 2009. View at Publisher · View at Google Scholar · View at Scopus
  9. A. Cui, C. H. Chang, and S. Tahar, “IP watermarking using incremental technology mapping at logic synthesis level,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 9, pp. 1565–1570, 2008. View at Publisher · View at Google Scholar · View at Scopus
  10. F. Bai, Z. Gao, Y. Xu, and X. Cai, “A watermarking technique for hard IP protection in full-custom IC design,” in Proceedings of the International Conference on Communications, Circuits and Systems (ICCCAS '07), pp. 1177–1180, Kokura, Japan, July 2007. View at Publisher · View at Google Scholar
  11. J. Lach, W. H. Mangione-Smith, and M. Potkonjak, “Signature hiding techniques for FPGA intellectual property protection,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '98), pp. 194–198, November 1998. View at Scopus
  12. D. Ziener and J. Teich, “Evaluation of watermarking methods for FPGA-based IP-cores,” Tech. Rep. 01-2005, Department of Computer Science 12, Hardware-Software-Co-Design, University of Erlangen-Nuremberg, Erlangen, Germany, 2005. View at Google Scholar
  13. G. T. Becker, M. Kasper, A. Moradi, and C. Paar, “Side-channel based watermarks for integrated circuits,” in Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST '10), pp. 30–35, June 2010. View at Publisher · View at Google Scholar · View at Scopus
  14. T. Kean, D. McLaren, and C. Marsh, “Verifying the authenticity of chip designs with the DesignTag system,” in Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust (HOST '08), pp. 59–64, June 2008. View at Publisher · View at Google Scholar · View at Scopus
  15. D. Ziener and J. Teich, “Power signature watermarking of IP cores for FPGAs,” Journal of Signal Processing Systems, vol. 51, no. 1, pp. 123–136, 2008. View at Publisher · View at Google Scholar · View at Scopus
  16. S. Narasimhan, R. S. Chakraborty, and S. Chakraborty, “Hardware ip protection during evaluation using embedded sequential Trojan,” IEEE Design and Test of Computers, vol. 29, no. 3, pp. 70–79, 2012. View at Publisher · View at Google Scholar · View at Scopus
  17. E. Castillo, U. Meyer-Baese, A. García, L. Parrilla, and A. Lloris, “IPP@HDL: efficient intellectual property protection scheme for IP cores,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, no. 5, pp. 578–591, 2007. View at Publisher · View at Google Scholar · View at Scopus
  18. F. Koushanfar, I. Hong, and M. Potkonjak, “Behavioral synthesis techniques for intellectual property protection,” ACM Transactions on Design Automation of Electronic Systems, vol. 10, no. 3, pp. 523–545, 2005. View at Publisher · View at Google Scholar · View at Scopus
  19. E. Charbon and I. Torunoglu, “Watermarking techniques for electronic circuit design,” in Digital Watermarking, vol. 2613 of Lecture Notes in Computer Science, pp. 147–169, 2003. View at Publisher · View at Google Scholar
  20. M. Ni and Z. Gao, “Detector-based watermarking technique for soft IP core protection in high synthesis design level,” in Proceedings of the International Conference on Communications, Circuits and Systems, vol. 2, pp. 1348–1352, May 2005. View at Scopus
  21. U. Meyer-Bäse, E. Castillo, G. Botella, L. Parrilla, and A. García, “Intellectual property protection (IPP) using obfuscation in C, VHDL, and verilog coding,” in Independent Component Analyses, Wavelets, Neural Networks, Biosystems, and Nanoengineering IX, vol. 8058 of Proceedings of SPIE, June 2011. View at Publisher · View at Google Scholar
  22. K. O'Brien and S. Maginot, “Non-reversible VHDL source-source encryption,” in Proceedings of the European Design Automation Conference, pp. 480–485, September 1994. View at Scopus
  23. L. Parrilla, E. Castillo, A. Garcia, and E. Todorovich, “IPP watermarking-based protection of embedded cores over FPGAs,” in Proceedings of the 25th Conference on Design of Circuits and Integrated Systems, pp. 631–636, 2010.
  24. Y. C. Fan and H. W. Tsao, “Watermarking for intellectual property protection,” Electronics Letters, vol. 39, no. 18, pp. 1316–1318, 2003. View at Publisher · View at Google Scholar · View at Scopus
  25. T. Yu and Y. Zhu, “A new watermarking method for soft IP protection,” in Proceedings of the International Conference on Consumer Electronics, Communications and Networks (CECNet '11), pp. 3839–3842, April 2011. View at Publisher · View at Google Scholar · View at Scopus
  26. L. Yuan, P. R. Pari, and G. Qu, “Soft IP protection: watermarking HDL codes,” in Information Hiding, vol. 3200 of Lecture Notes in Computer Science, pp. 224–238, 2004. View at Publisher · View at Google Scholar
  27. A. Cui, C.-H. Chang, S. Tahar, and A. T. Abdel-Hamid, “A robust FSM watermarking scheme for IP protection of sequential circuit design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 5, pp. 678–690, 2011. View at Publisher · View at Google Scholar · View at Scopus
  28. B. Schneier, Applied Cryptography, John Wiley & Sons, New York, NY, USA, 2nd edition, 1996.
  29. E. Castillo, U. Meyer-Baese, A. García, L. Parrilla, and A. Lloris, “Intellectual property protection of IP cores through high-level watermarking,” in Independent Component Analyses, Wavelets, Unsupervised Nano-Biomimetic Sensors, and Neural Networks V, vol. 657619 of Proceedings of SPIE, pp. 1–9, April 2007. View at Publisher · View at Google Scholar · View at Scopus
  30. S. Malik, E. M. Sentovich, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Retiming and resynthesis: optimizing sequential networks with combinational techniques,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 1, pp. 74–84, 1991. View at Publisher · View at Google Scholar · View at Scopus
  31. E. Castillo, U. Meyer-Baese, L. Parrilla, A. García, and A. Lloris, “New advances for automated IP soft-core watermarking,” in Independent Component Analyses, Wavelets, Neural Networks, Biosystems, and Nanoengineering, vol. 7343 of Proceedings of SPIE, pp. 1–12, April 2009. View at Publisher · View at Google Scholar · View at Scopus
  32. P. Lv, L. Yuan, and J. Zhang, “Cloud theory based simulated annealing algorithm for multiple observers sitting on terrain problem,” in Advanced Intelligent Computing Theories and Applications. With Aspects of Artificial Intelligence: 4th International Conference on Intelligent Computing, ICIC 2008 Shanghai, China, September 15-18, 2008 Proceedings, vol. 5227 of Lecture Notes in Computer Science, pp. 750–757, 2008. View at Publisher · View at Google Scholar
  33. P. Banerjee, M. H. Jones, and J. S. Sargent, “Parallel simulated annealing algorithms for cell placement on hypercube multiprocessors,” IEEE Transactions on Parallel and Distributed Systems, vol. 1, no. 1, pp. 91–106, 1990. View at Publisher · View at Google Scholar · View at Scopus
  34. L. Parrilla, J. Ortega, and A. Lloris, “Nondeterministic AND-EXOR minimisation by using rewrite rules and simulated annealing,” IEE Proceedings Computers and Digital Techniques, vol. 146, no. 1, pp. 1–8, 1999. View at Publisher · View at Google Scholar
  35. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, “Optimization by simulated annealing,” Science, vol. 220, no. 4598, pp. 671–680, 1983. View at Publisher · View at Google Scholar · View at MathSciNet
  36. A. Satoh and T. Inoue, “ASIC-hardware-focused comparison for hash functions MD5, RIPEMD-160, and SHS,” Integration, the VLSI Journal, vol. 40, no. 1, pp. 3–10, 2007. View at Publisher · View at Google Scholar · View at Scopus