VLSI Design

VLSI Design / 1996 / Article
Special Issue

Hard Ware Accelerators for VLSI Design

View this Special Issue

Open Access

Volume 4 |Article ID 013931 | https://doi.org/10.1155/1996/13931

E. Scott Fehr, Stephen A. Szygenda, Granville E. Ott, "An Integrated Hardware Array for Very High Speed Logic Simulation", VLSI Design, vol. 4, Article ID 013931, 12 pages, 1996. https://doi.org/10.1155/1996/13931

An Integrated Hardware Array for Very High Speed Logic Simulation

Abstract

A hardware architecture is proposed which allows direct mapping of design simulation topology onto an acceleration platform. In order to clarify architectural principles, the simulation is confined to functional verification of unit delay, binary valued gate level logic designs. Under this approach, a rank ordered design description is executed on a massively parallel processor grid which implements an efficient and direct model of the design, similar to prototyping. Architectural innovation reduces logic complexity and execution time of boolean evaluation and fanout switching circuits, while large scale parallelism is integrated at die level to reduce cost and communication delays. The results of this research form the basis for a multiple order of magnitude improvement in reported state-of-the-art cost-performance merit for hardware gate level simulation accelerators.

Copyright © 1996 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


More related articles

 PDF Download Citation Citation
 Order printed copiesOrder
Views68
Downloads204
Citations

Related articles

We are committed to sharing findings related to COVID-19 as quickly as possible. We will be providing unlimited waivers of publication charges for accepted research articles as well as case reports and case series related to COVID-19. Review articles are excluded from this waiver policy. Sign up here as a reviewer to help fast-track new submissions.