Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 4 (1996), Issue 4, Pages 329-343
http://dx.doi.org/10.1155/1996/95942

DP-FPGA: An FPGA Architecture Optimized for Datapaths

Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, M5S 1A4, Canada

Copyright © 1996 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [24 citations]

The following is the list of published articles that have cited the current article.

  • S. Brown, “FPGA architectural research: a survey,” IEEE Design & Test of Computers, vol. 13, no. 4, pp. 9–15, 1996. View at Publisher · View at Google Scholar
  • Cristophe Amerijckx, and Jean-Didier Legat, “Architecture of a reconfigurable system based on an embedded FPPA,” Proceedings of SPIE - The International Society for Optical Engineering, vol. 3526, pp. 141–149, 1998. View at Publisher · View at Google Scholar
  • Andy Ye, and Jonathan Rose, “Measuring and utilizing the correlation between signal connectivity and signal positioning for FPGAs containing multi-bit building blocks,” Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL, vol. 2005, pp. 159–166, 2005. View at Publisher · View at Google Scholar
  • Andy Ye, and Jonathan Rose, “Using bus-based connections to improve field-programmable gate-array density for implementing datapath circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 5, pp. 462–473, 2006. View at Publisher · View at Google Scholar
  • J. Rose, and A. Ye, “Measuring and utilising the correlation between signal connectivity and signal positioning for FPGAs containing multi-bit building blocks,” IEE Proceedings: Computers and Digital Techniques, vol. 153, no. 3, pp. 146–156, 2006. View at Publisher · View at Google Scholar
  • Ian Kuon, Russell Tessier, and Jonathan Rose, “FPGA architecture: Survey and challenges,” Foundations and Trends in Electronic Design Automation, vol. 2, no. 2, pp. 135–253, 2007. View at Publisher · View at Google Scholar
  • Steve J. E. Wilton, C.H. Ho, Philip H. W. Leong, Wayne Luk, and Brad Quinton, “A synthesizable datapath-oriented embedded FPGA fabric,” ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA, pp. 33–41, 2007. View at Publisher · View at Google Scholar
  • Lounis Kessal, Didier Demigny, Nicolas Abel, and Si Mahmoud Karabernou, “Reconfigurable computing: Design methodology and hardware tasks scheduling for real-time image processing,” Journal of Real-Time Image Processing, vol. 3, no. 3, pp. 131–147, 2008. View at Publisher · View at Google Scholar
  • Steven J.E. Wilton, Chun Hok Ho, Bradley Quinton, Wayne Luk, and Philip H.W. Leong, “A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications,” ACM Transactions on Reconfigurable Technology and Systems, vol. 1, no. 1, pp. 1–25, 2008. View at Publisher · View at Google Scholar
  • Hadi Parandeh-Afshar, Philip Brisk, and Paolo Ienne, “A novel FPGA logic block for improved arithmetic performance,” ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA, pp. 171–180, 2008. View at Publisher · View at Google Scholar
  • Alessandro Cevrero, Panagiotis Athanasopoulos, Hadi Parandeh-Afshar, Ajay K. Verma, Philip Brisk, Frank K. Gurkaynak, Yusuf Leblebici, and Paolo Ienne, “Architectural improvements for field programmable counter arrays: Enabling efficient synthesis of fast compressor trees on FPGAs,” ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA, pp. 181–190, 2008. View at Publisher · View at Google Scholar
  • Motoki Amagasaki, Ryoichi Yamaguchi, Masahiro Koga, Masahiro Iida, and Toshinori Sueyoshi, “An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture,” International Journal of Reconfigurable Computing, vol. 2008, pp. 1–14, 2008. View at Publisher · View at Google Scholar
  • Ping Chen, and Andy Ye, “The effect of sparse switch patterns on the area efficiency of multi-bit routing resources in field-programmable gate arrays,” Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL, pp. 427–430, 2008. View at Publisher · View at Google Scholar
  • Hadi Parandeh-Afshar, Philip Brisk, and Paolo Ienne, “An FPGA Logic Cell and Carry Chain Configurable as a 6:2 or 7:2 Compressor,” Acm Transactions On Reconfigurable Technology And Systems, vol. 2, no. 3, 2009. View at Publisher · View at Google Scholar
  • Alessandro Cevrero, Panagiotis Athanasopoulos, Hadi Parandeh-Afshar, Ajay K. Verma, Hosein Seyed Attarzadeh Niaki, Chrysostomos Nicopoulos, Frank K. Gurkaynak, Philip Brisk, Yusuf Leblebici, and Paolo Ienne, “Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs,” Acm Transactions On Reconfigurable Technology And Systems, vol. 2, no. 2, 2009. View at Publisher · View at Google Scholar
  • Hadi Parandeh-Afshar, Ajay Kumar Verma, Philip Brisk, and Paolo Ienne, “Improving FPGA Performance for Carry-Save Arithmetic,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 4, pp. 578–590, 2010. View at Publisher · View at Google Scholar
  • Omesh Mutukuda, Andy Ye, and Gul Khan, “The effect of multi-bit based connections on the area efficiency of FPGAs utilizing unidirectional routing resources,” Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10, pp. 216–223, 2010. View at Publisher · View at Google Scholar
  • Umer Farooq, Zied Marrakchi, and Habib Mehrez, “A new datapath-oriented tree-based FPGA architecture,” Proceedings of the International Conference on Microelectronics, ICM, pp. 403–406, 2010. View at Publisher · View at Google Scholar
  • Phoebe Ping Chen, and Andy Ye, “The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 2, pp. 283–294, 2011. View at Publisher · View at Google Scholar
  • David Grant, Chris Wang, and Guy G.F. Lemieux, “A CAD framework for MALIBU: An FPGA with time-multiplexed coarse-grained elements,” ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA, pp. 123–132, 2011. View at Publisher · View at Google Scholar
  • Hadi Parandeh-Afshar, Grace Zgheib, Philp Brisk, and Paolo Ienne, “Reducing the pressure on routing resources of FPGAs with generic logic chains,” ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA, pp. 237–246, 2011. View at Publisher · View at Google Scholar
  • Umer Farooq, Husain Parvez, Habib Mehrez, and Zied Marrakchi, “Exploration of heterogeneous FPGA architectures,” International Journal of Reconfigurable Computing, vol. 2011, 2011. View at Publisher · View at Google Scholar
  • Omesh Mutukuda, Andy Ye, and Gul Khan, “Utilizing multi-bit connections to improve the area efficiency of unidirectional routing resources for routing multi-bit signals on FPGAs,” Microprocessors and Microsystems, vol. 36, no. 3, pp. 167–175, 2012. View at Publisher · View at Google Scholar
  • Vaclav Simek, Richard Ruzicka, Adam Crha, Michal Reznicek, and Michal Reznicek, “Reconfigurable Digital Circuits Based on Chip Expander with Integrated Temperature Regulation,” Journal of Computer and Communications, vol. 03, no. 11, pp. 169–175, 2015. View at Publisher · View at Google Scholar