Abstract
Important layout properties of electronic circuits include space requirements and
interconnection lengths. In the process of designing these circuits, a reliable pre-layout
interconnection length estimation is essential for improving placement and routing
techniques. Donath found an upper bound for the average interconnection length that
follows the trends of experimentally observed average lengths. Yet, this upper bound
deviates from the experimental value by a factor