VLSI Design

VLSI Design / 2001 / Article

Open Access

Volume 12 |Article ID 046394 | https://doi.org/10.1155/2001/46394

Jun Dong Cho, Jin Youn Cho, "Deep-submicron Placement Minimizing Crosstalk", VLSI Design, vol. 12, Article ID 046394, 12 pages, 2001. https://doi.org/10.1155/2001/46394

Deep-submicron Placement Minimizing Crosstalk

Received12 Nov 1999
Revised02 Feb 2000


Placement of multiple dies on an MCM or high-performance VLSI substrate is a nontrivial task in which multiple criteria need to be considered simultaneously to obtain a true multi-objective optimization. Unfortunately, the exact physical attributes of a design are not known in the placement step until the entire design process is carried out. When the performance issues are considered, crosstalk noise constraints in the form of net separation and via constraint become important. In this paper, for better performance and wirability estimation during placement for MCMs, several performance constraints are taken into account simultaneously. A graph-based wirability estimation along with the Genetic placement optimization technique is proposed to minimize crosstalk, crossings, wirelength and the number of layers. Our work is significant since it is the first attempt at bringing the crosstalk and other performance issues into the placement domain.

Copyright © 2001 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

More related articles

 PDF Download Citation Citation
 Order printed copiesOrder

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.