Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 12 (2001), Issue 1, Pages 61-68

A Size-optimization Design for Variable Length Coding Using Distributed Logic

Department of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung 824, Taiwan

Received 1 July 1999; Revised 14 October 1999

Copyright © 2001 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


In this paper, we first employ an efficient approach to reduce the time to construct a codeword. With this codeword, a novel VLSI architecture is proposed to realize highspeed Variable Length Coding (VLC). In order to combine with other circuits using cell-based design, we adopt distributed logic rather than memory devices (ROM, PLA) for the implementation. In this architecture, the VLC coding scheme is partitioned into two parts, one is the codeword length and order index for bit control, another is the codeword bank for actual codeword generation. The advantage is that the circuit size of the proposed method can be reduced, where the transistor count of proposed method is only 1/2 and 1/4 of that of ROM- based and PLA-based in average, respectively.