VLSI Design

Research Article

Design and Characterization of the Next Generation Nanowire Amplifiers

Figure 1

Layout views of (a) vertical nanowire SGFET and (b) planar bulk MOSFET.
190315.fig.001a
(a)
190315.fig.001b
(b)