Dynamic CMOS Load Balancing and Path Oriented in Time Optimization Algorithms to Minimize Delay Uncertainties from Process Variations

Figure 6

Delay Distribution of 2-b WBTC after Optimization.