Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits

Figure 4

Input stimulus for a full adder cell. The first three are inputs, $A\text{,}$$B$, and $C_{\text{in}}$, and the remaining two are Sum and $C_{\text{out}}$ outputs with a supply voltage of 1.2 V.