Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits

Figure 7

Power, Delay, and Power-Delay Product (PDP) comparison of full adders versus power supply using MDE and ADC algorithms.

(a)

(b)

(c)