A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

Figure 4

State machine generates addresses to read BlockPos BRAM in the order shown.