VLSI Design

VLSI Design / 2010 / Article / Fig 4

Research Article

A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

Figure 4

State machine generates addresses to read BlockPos BRAM in the order shown.
946486.fig.004