A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

<div class="floats-full-page floats-full-page-figure"><h2>Figure 5</h2><div class="floats-full-page-caption"><table>Squared distance calculation, <i>CalcDist. </i></table></div><div class="floats-full-page-content"><table class="table-group" width="800px"><tr class="fig-image"><td><img alt="946486.fig.005" src="https://static-01.hindawi.com/articles/vlsi/volume-2010/946486/figures/946486.fig.005.jpg" /></td></tr></table></div></div>

Figure 5 | A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

title

Figure 5: A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

description

Figure 5

About this journal

Journal profile

Meet the editorial board

Editor spotlight

Submit your proposal

Do you think there is an emerging area of research that really needs to be highlighted? Or an existing research area that has been overlooked or would benefit from deeper investigation? Raise the profile of a research area by leading a Special Issue.

VLSI Design

A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

Figure 5