Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
+
Journal Menu
Table of Contents
Special Issues
Submit
VLSI Design
/
2010
/
Article
/
Tab 1
Research Article
A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs
Table 1
Total execution time versus compute time for 1 iteration.
Components
Time (in s) or %
Potential energy calculation
0.7615
Wave function calculation
2.739
Compute time for 1 iteration
3.500
Total time for 1 iteration
3.715
% of total time spent on compute
94%