Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2010
/
Article
/
Fig 12
/
Research Article
A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops
Figure 12
A new phase acquisition process with two lock-in cycles.
