Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Table 8

Area comparisons of the Majority-function-based full adder cells.

Designs	MajFA1	MajFA3	MajFA4	PMajFA1	PMajFA2
Area (μm^2)	104.5	96	97	128	64