VLSI Design

Research Article

A Signature-Based Power Model for MPSoC on FPGA

Figure 8

Mjpeg application with input set ds1 (a) and input set ds2 (b).
196984.fig.008a
(a)
196984.fig.008b
(b)