Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2012
/
Article
/
Fig 6
/
Research Article
9T Full Adder Design in Subthreshold Region
Figure 6
Power-delay product with varying temperature at 0.3 V input voltage and supply voltage.