Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2012, Article ID 268402, 15 pages
http://dx.doi.org/10.1155/2012/268402
Research Article

Design Space Exploration of Deeply Nested Loop 2D Filtering and 6 Level FSBM Algorithm Mapped onto Systolic Array

Department of ECE, Amrita Vishwa Vidyapeetham, Coimbatore 641 112, India

Received 26 December 2011; Revised 9 April 2012; Accepted 23 April 2012

Academic Editor: Sungjoo Yoo

Copyright © 2012 B. Bala Tripura Sundari. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. C. Lee, S. Kim, and S. Ha, β€œA systematic design space exploration of MPSoC based on synchronous data flow specification,” Journal of Signal Processing Systems, vol. 58, no. 2, pp. 193–213, 2010. View at Publisher Β· View at Google Scholar Β· View at Scopus
  2. U. Bondhugula, J. Ramanujam, and P. Sadayappan, β€œAutomatic mapping of nested loops to FPGAS,” in Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP '07), pp. 101–111, San Jose, Calif, USA, March 2007. View at Publisher Β· View at Google Scholar Β· View at Scopus
  3. X. Zhang and K. K. Parhi, β€œHigh-speed VLSI architectures for the AES algorithm,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 9, pp. 957–967, 2004. View at Publisher Β· View at Google Scholar Β· View at Scopus
  4. S. Kittitornkun and Y. H. Hu, β€œMapping deep nested do-loop DSP algorithms to large scale FPGA array structures,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 2, pp. 208–217, 2003. View at Publisher Β· View at Google Scholar Β· View at Scopus
  5. D. Peng and M. Lu, β€œOn exploring inter-iteration parallelism within rate-balanced multirate multidimensional DSP algorithms,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 1, pp. 106–125, 2005. View at Publisher Β· View at Google Scholar Β· View at Scopus
  6. P. Lee and Z. M. Kedem, β€œSynthesizing linear array algorithms from nested for loop algorithms,” IEEE Transactions on Computers, vol. 37, no. 12, pp. 1578–1598, 1988. View at Publisher Β· View at Google Scholar Β· View at Scopus
  7. L. Lamport, β€œThe parallel execution of Do loops,” Journal of Communication ACM, vol. 17, no. 2, pp. 83–93, 1974. View at Google Scholar
  8. P. Coussy and A. Morawiec, Eds., High-Level Synthesis—From Algorithm to Digital Circuit, Springer, 2008.
  9. D. D. Gajski, N. D. Dutt, A. C. H. Wu, and S. Y. L. Lin, High Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Press, 1992.
  10. http://www-labsticc.univ-ubs.fr/.
  11. B. Bala Tripura Sundari, β€œDependence vectors and fast search of systolic mapping for computationally intensive image processing algorithms,” in Proceedings of the International Multi-Conference of Engineers and Computer Scientists 2011 (IMECS '11), Kowloon, Hong Kong, March 2011.