VLSI Design

Research Article

Automatic Generation of Optimized and Synthesizable Hardware Implementation from High-Level Dataflow Programs

Figure 17

Quad-tree design.
298396.fig.0017