Automatic Generation of Optimized and Synthesizable Hardware Implementation from High-Level Dataflow Programs

Figure 9

Initial FSM of an actor.