Table of Contents
VLSI Design
Volume 2012, Article ID 450302, 17 pages
http://dx.doi.org/10.1155/2012/450302
Research Article

Homogeneous and Heterogeneous MPSoC Architectures with Network-On-Chip Connectivity for Low-Power and Real-Time Multimedia Signal Processing

Department of Information Engineering, University of Pisa, Via G. Caruso 16, 56122 Pisa, Italy

Received 28 March 2012; Accepted 20 June 2012

Academic Editor: Marcelo Lubaszewski

Copyright © 2012 Sergio Saponara and Luca Fanucci. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. U. Garbas, B. Pesquet-Popescu, and A. Kaup, “Methods and tools for wavelet-based scalable multiview video coding,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 21, no. 2, pp. 113–126, 2011. View at Publisher · View at Google Scholar · View at Scopus
  2. G. D. Hines, Z. U. Rahman, D. J. Jobson, G. A. Woodell, and S. D. Harrah, “Real-time enhanced vision system,” in Enhanced and Synthetic Vision, vol. 5802 of Proceedings of SPIE, pp. 127–134, March 2005. View at Publisher · View at Google Scholar · View at Scopus
  3. D. J. Jobson, Z. U. Rahman, and G. A. Woodell, “Properties and performance of a center/surround retinex,” IEEE Transactions on Image Processing, vol. 6, no. 3, pp. 451–462, 1997. View at Google Scholar · View at Scopus
  4. L. Shao, H. Hu, and G. De Haan, “Coding artifacts robust resolution up-conversion,” in Proceedings of the 14th IEEE International Conference on Image Processing (ICIP '07), pp. V409–V412, September 2007. View at Publisher · View at Google Scholar · View at Scopus
  5. N. E. L'insalata, S. Saponara, L. Fanucci, and P. Terreni, “Automatic synthesis of cost effective FFT/FFT cores for VLSI OFDM systems,” IEICE Transactions on Electronics, vol. E91-C, no. 4, pp. 487–496, 2008. View at Publisher · View at Google Scholar · View at Scopus
  6. F. Luisier, T. Blu, and M. Unser, “Image denoising in mixed poissongaussian noise,” IEEE Transactions on Image Processing, vol. 20, no. 3, pp. 696–708, 2011. View at Publisher · View at Google Scholar · View at Scopus
  7. S. Marshall and G. L. Sicuranza, Advances in Nonlinear Signal and Image Processing, Hindawi Publishing Corporation, New York, NY, USA, 2006.
  8. S. Marsi, G. Impoco, A. Ukovich, G. Ramponi, and S. Carrato, “Using a recursive rational filter to enhance color images,” IEEE Transactions on Instrumentation and Measurement, vol. 57, no. 6, pp. 1230–1236, 2008. View at Publisher · View at Google Scholar · View at Scopus
  9. J. Ostermann, J. Bormans, P. List et al., “Video coding with H.264/AVC: tools, performance, and complexity,” IEEE Circuits and Systems Magazine, vol. 4, no. 1, pp. 7–28, 2004. View at Publisher · View at Google Scholar · View at Scopus
  10. C. Pascual, Z. Song, P. T. Krein, D. V. Sarwate, P. Midya, and W. B. J. Roeckner, “High-fidelity PWM inverter for digital audio amplification: spectral analysis, real-time DSP implementation, and results,” IEEE Transactions on Power Electronics, vol. 18, no. 1, pp. 473–485, 2003. View at Publisher · View at Google Scholar · View at Scopus
  11. S. Saponara, K. Denolf, G. Lafruit, C. Blanch, and J. Bormans, “Performance and complexity co-evaluation of the Advanced Video Coding standard for cost-effective multimedia communications,” EURASIP Journal on Applied Signal Processing, vol. 2004, no. 2, pp. 220–235, 2004. View at Publisher · View at Google Scholar · View at Scopus
  12. S. Saponara, P. Nuzzo, C. Nani, G. Van Der Plas, and L. Fanucci, “Architectural exploration and design of Time-interleaved SAR arrays for low-power and high speed A/D converters,” IEICE Transactions on Electronics, vol. E92-C, no. 6, pp. 843–851, 2009. View at Publisher · View at Google Scholar · View at Scopus
  13. A. Yoneya, “Pulse width and position modulation for fully digital audio amplifier,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '08), pp. 1692–1695, May 2008. View at Publisher · View at Google Scholar · View at Scopus
  14. A. Chonka, W. Zhou, L. Ngo, and Y. Xiang, “Ubiquitous multicore (UM) methodology for multimedia,” in Proceedings of the International Symposium on Computer Science and Its Applications (CSA '08), pp. 131–136, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  15. K. Popovici, X. Guerin, F. Rousseau, P. S. Paolucci, and A. A. Jerraya, “Platform-based software design flow for heterogeneous MPSoC,” Transactions on Embedded Computing Systems, vol. 7, no. 4, article 39, 2008. View at Publisher · View at Google Scholar · View at Scopus
  16. J. Park and S. Ha, “Performance analysis of parallel execution of H.264 encoder on the cell processor,” in Proceedings of the 5th Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia '07), pp. 27–32, October 2007. View at Publisher · View at Google Scholar · View at Scopus
  17. K. Kim, J. Lee, H. W. Park, and S. Ha, “Automatic H.264 encoder synthesis for the cell processor from a target independent specification,” in Proceedings of the IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia '08), pp. 95–100, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  18. J. Nickolls and W. J. Dally, “The GPU computing era,” IEEE Micro, vol. 30, no. 2, pp. 56–69, 2010. View at Publisher · View at Google Scholar · View at Scopus
  19. D. C. Pham, T. Aipperspach, D. Boerstler et al., “Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor,” IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 179–196, 2006. View at Publisher · View at Google Scholar · View at Scopus
  20. J. Pille, C. Adams, T. Christensen et al., “Implementation of the CELL broadband engine in a 65nm SOI technology featuring dual-supply SRAM arrays supporting 6GHz at 1.3V,” IEEE Journal of Solid State Circuits, vol. 43, no. 1, pp. 163–171, 2008. View at Google Scholar
  21. X. Ma, M. Dong, L. Zhong, and Z. Deng, “Statistical power consumption analysis and modeling for GPU-based computing,” in Proceedings of the Workshop on Power Aware Computing and Systems, Big Sky, Mont, USA, October 2009.
  22. B. G. Nam, J. Lee, K. Kim, S. Lee, and H. J. Yoo, “Cost-effective low-power graphics processing unit for handheld devices,” IEEE Communications Magazine, vol. 46, no. 4, pp. 152–159, 2008. View at Publisher · View at Google Scholar · View at Scopus
  23. B. G. Nam and H. J. Yoo, “An embedded stream processor core based on logarithmic arithmetic for a low-power 3-D graphics SoC,” IEEE Journal of Solid-State Circuits, vol. 44, no. 5, pp. 1554–1570, 2009. View at Publisher · View at Google Scholar · View at Scopus
  24. C. M. Chang, S. Y. Chien, Y. M. Tsao, C. H. Sun, K. H. Lok, and Y. J. Cheng, “Energy-saving techniques for low-power graphics procrssing unit,” in Proceedings of the International SoC Design Conference (ISOCC '08), pp. I242–I245, November 2008. View at Publisher · View at Google Scholar · View at Scopus
  25. S. Y. Chien, Y. W. Huang, C. Y. Chen, H. H. Chen, and L. G. Chen, “Hardware architecture design of video compression for multimedia communication systems,” IEEE Communications Magazine, vol. 43, no. 8, pp. 123–131, 2005. View at Google Scholar · View at Scopus
  26. M. Murphy, K. Keutzer, and H. Wang, “Image feature extraction for mobile processors,” in Proceedings of the IEEE International Symposium on Workload Characterization (IISWC '09), pp. 138–147, October 2009. View at Publisher · View at Google Scholar · View at Scopus
  27. Quick Logic’s Visual Enhancement Engine (VEE) Brings iridix to Mobile Devices, 2010.
  28. S. Saponara, M. Martina, M. Casula, L. Fanucci, and G. Masera, “Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding,” Microprocessors and Microsystems, vol. 34, no. 7-8, pp. 316–328, 2010. View at Publisher · View at Google Scholar · View at Scopus
  29. S. Saponara, L. Fanucci, and P. Terreni, “Design of a low-power VLSI macrocell for nonlinear adaptive video noise reduction,” EURASIP Journal on Applied Signal Processing, vol. 2004, no. 12, pp. 1921–1930, 2004. View at Publisher · View at Google Scholar · View at Scopus
  30. NXP, UDA1355H: audio stereo codec with SPIDIF interface, 2003.
  31. K. Masselos, F. Catthoor, C. E. Goutis, and H. Deman, “A systematic methodology for the application of data transfer and storage optimizing code transformations for power consumption and execution time reduction in realizations of multimedia algorithms on programmable processors,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 4, pp. 515–518, 2002. View at Publisher · View at Google Scholar · View at Scopus
  32. L. Fanucci, R. Saletti, and S. Saponara, “Parametrized and reusable VLSI macro cells for the low-power realization of 2-D discrete-cosine-transform,” Microelectronics Journal, vol. 32, no. 12, pp. 1035–1045, 2001. View at Publisher · View at Google Scholar · View at Scopus
  33. R. Hameed, W. Qadeer, M. Wachs et al., “Understanding sources of inefficiency in general-purpose chips,” in Proceedings of the 37th International Symposium on Computer Architecture (ISCA '10), pp. 37–47, June 2010. View at Publisher · View at Google Scholar · View at Scopus
  34. T. Fryza, “Introduction to implementation of real time video compression method,” in Proceedings of the 15th International Conference on Systems, Signals and Image Processing (IWSSIP '08), pp. 217–219, June 2008. View at Publisher · View at Google Scholar · View at Scopus
  35. E. S. Chung, P. A. Milder, J. C. Hoe, and K. Mai, “Single-chip heterogeneous computing: does the future include custom logic, FPGAs, and GPGPUs?” in Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO '10), pp. 225–236, December 2010. View at Publisher · View at Google Scholar · View at Scopus
  36. Apple, 2011, http://www.apple.com/iphone/specs.html.
  37. Mali Graphics Hardware, http://www.arm.com/products/multimedia/mali-graphics-hardware/index.php.
  38. O. Takahashi, C. Adams, D. Ault et al., “Migration of Cell Broadband Engine from 65nm SOI to 45nm SOI,” in Proceedings of the IEEE International Solid State Circuits Conference (ISSCC '08), pp. 81–87, February 2008. View at Publisher · View at Google Scholar · View at Scopus
  39. L. Fanucci, S. Saponara, and L. Bertini, “A parametric VLSI architecture for video motion estimation,” Integration, the VLSI Journal, vol. 31, no. 1, pp. 79–100, 2001. View at Publisher · View at Google Scholar · View at Scopus
  40. P. Pirsch, N. Demassieux, and W. Gehrke, “VLSI architectures for video compression—a survey,” Proceedings of the IEEE, vol. 83, no. 2, pp. 220–246, 1995. View at Publisher · View at Google Scholar · View at Scopus
  41. Z. Yu, M. J. Meeuwsen, R. W. Apperson et al., “AsAP: an asynchronous array of simple processors,” IEEE Journal of Solid-State Circuits, vol. 43, no. 3, pp. 695–705, 2008. View at Publisher · View at Google Scholar · View at Scopus
  42. D. N. Truong, W. H. Cheng, T. Mohsenin et al., “A 167-processor computational platform in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 44, no. 4, pp. 1130–1144, 2009. View at Publisher · View at Google Scholar · View at Scopus
  43. S. Saponara, L. Fanucci, and E. Petri, “A multi-processor NoC-based architecture for real-time image/video enhancement,” Journal of Real-Time Image processing. In press.
  44. S. Bell, B. Edwards, J. Amann et al., “TILE64 processor: a 64-core SoC with mesh interconnect,” in Proceedings of the IEEE International Solid State Circuits Conference (ISSCC '08), vol. 51, pp. 88–89, 2008. View at Publisher · View at Google Scholar · View at Scopus
  45. P. S. Paolucci, A. A. Jerraya, R. Leupers, L. Thiele, and P. Vicini, “SHAPES: a tiled scalable software hardware architecture platform for embedded systems,” in Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis (CODES+ISSS '06), pp. 167–172, October 2006. View at Publisher · View at Google Scholar · View at Scopus
  46. P. S. Paolucci, “Four levels of parallelism to be managed in the DIOPSIS based SHAPES multi-tiled architecture,” in Proceedings of the 8th International Forum on Application-Specific Multi-Processor SoC (MPSOC '08), pp. 23–27, Aachen, Germany, 2006.
  47. Z. Zhou, W. Wu, M. He, and L. Hou, “A SoPC design based on LEON3 SoC platform,” in Proceedings of the 1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia '09), pp. 400–403, November 2009. View at Publisher · View at Google Scholar · View at Scopus
  48. L. Fanucci, S. Saponara, and A. Morello, “Power optimization of an 8051-compliant IP microcontroller,” IEICE Transactions on Electronics, vol. E88-C, no. 4, pp. 597–600, 2005. View at Publisher · View at Google Scholar · View at Scopus
  49. A. Chimienti, C. Ferraris, and D. Pau, “A complexity-bounded motion estimation algorithm,” IEEE Transactions on Image Processing, vol. 11, no. 4, pp. 387–392, 2002. View at Publisher · View at Google Scholar · View at Scopus
  50. Infineon, “Data Sheet BSO200N03S: Optimos 2 Power-Transistor. rev 1. 6,” 2008.
  51. L. Benini and G. De Micheli, “Networks on chips: a new SoC paradigm,” Computer, vol. 35, no. 1, pp. 70–78, 2002. View at Publisher · View at Google Scholar · View at Scopus
  52. M. Coppola, M. D. Grammatikakis, R. Locatelli, G. Maruccia, and L. Pieralisi, Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC, CRC Press, Boca Raton, Fla, USA, 2008.
  53. H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, “On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches,” ACM Transactions on Design Automation of Electronic Systems, vol. 12, no. 3, Article ID 1255460, 2007. View at Publisher · View at Google Scholar · View at Scopus
  54. F. Vitullo, N. E. L'Insalata, E. Petri et al., “Low-complexity link microarchitecture for mesochronous communication in networks-on-chip,” IEEE Transactions on Computers, vol. 57, no. 9, pp. 1196–1201, 2008. View at Publisher · View at Google Scholar · View at Scopus
  55. S. Saponara, T. Bacchillone, E. Petri, and L. Fanucci, “Design of a NoC interface Macrocell with hardware support of advanced networking functionalities,” IEEE Transactions on Computers. In press.
  56. M. Palesi, G. Ascia, F. Fazzino, and V. Catania, “Data encoding schemes in networks on chip,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 5, pp. 774–786, 2011. View at Publisher · View at Google Scholar · View at Scopus
  57. M. Coppola, R. Locatelli, S. Saponara, E. Petri, T. Bacchillone, and L. Fanucci, “Network on Chip Router,” Patent Number 11-GR2CO-0356EP01, France, 2011.
  58. Intel, “Optimizing H. 264 software codec on Intel Atom and Intel Core2 processors, targeting Intel digital security surveillance applications,” Tech. Rep. 323064, 2010. View at Google Scholar