Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture
Figure 2
Measured ring oscillator output frequency versus chain length. The number of bits of defines the number of frequency steps between the two extreme limits (167.9 and 124.2 MHz).
