Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 13

(a) Self-timed system handling heterogeneously encoded inputs and outputs, (b) dual-rail to 1-of-4 encoder, (c) 1-of-4 to dual-rail decoder.

(a)

(b)

(c)