Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 2

Timing diagram of a 4-phase handshake discipline.