Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 3

Depicting the input-output behavior of strong-and weak-indication circuits.