VLSI Design

VLSI Design / 2012 / Article / Fig 3

Research Article

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 3

Depicting the input-output behavior of strong-and weak-indication circuits.
575389.fig.003

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.