Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 6

n-bit hybrid input encoded self-timed RCA configuration.