VLSI Design

VLSI Design / 2012 / Article / Fig 6

Research Article

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 6

n-bit hybrid input encoded self-timed RCA configuration.
575389.fig.006

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.