VLSI Design

VLSI Design / 2012 / Article / Fig 7

Research Article

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 7

Hybrid input encoded full adder block (SSSC_HIE_NRL adder).
575389.fig.007

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.