VLSI Design

VLSI Design / 2012 / Article / Fig 8

Research Article

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 8

Hybrid input encoded full adder including redundancy (SSSC_HIE_RL adder).
575389.fig.008

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.