Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 9

Dual-rail encoded n-bit RCA architecture comprising dual-bit adder blocks.