VLSI Design

VLSI Design / 2012 / Article / Fig 9

Research Article

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders

Figure 9

Dual-rail encoded n-bit RCA architecture comprising dual-bit adder blocks.
575389.fig.009

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.