Hardware Design Considerations for Edge-Accelerated Stereo Correspondence Algorithms

<table>Block diagram of the edge-accelerated hardware architecture that implements the fixed-support algorithm. (a) Edge Detection Unit, (b) Disparity Computation Unit.</table>

VLSI Design

fig2

Figure 2

Figure 2: Hardware Design Considerations for Edge-Accelerated Stereo Correspondence Algorithms 