VLSI Design

Research Article

Hardware Design Considerations for Edge-Accelerated Stereo Correspondence Algorithms

Figure 4

The architecture of the ADSW algorithm.
602737.fig.004