Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2012 (2012), Article ID 784945, 15 pages
http://dx.doi.org/10.1155/2012/784945
Research Article

A Systematic Methodology for Reliability Improvements on SoC-Based Software Defined Radio Systems

Department of Computer Science, School of Electrical and Computer Engineering, National Technical University of Athens, 15780 Athens, Greece

Received 15 November 2011; Revised 29 February 2012; Accepted 3 April 2012

Academic Editor: Dionysios Reisis

Copyright © 2012 Dionysios Diamantopoulos et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. T. Ulversoy, “Software defined radio: challenges and opportunities,” IEEE Communications Surveys and Tutorials, vol. 12, no. 4, pp. 531–550, 2010. View at Publisher · View at Google Scholar · View at Scopus
  2. J. Glossner, E. Hokenek, and M. Moudgill, “The sandbridge sandblaster communications processor,” in Proceedings of the 3rd Workshop on Application Specic Processors (WASP '04), vol. 38, pp. 53–58, Stockholm, Sweden, September 2004.
  3. Y. Lin, H. Lee, M. Woh et al., “SODA: a low-power architecture for software radio,” in Proceedings of the 33rd International Symposium on Computer Architecture (ISCA '06), pp. 89–100, Boston, Mass, USA, June 2006. View at Publisher · View at Google Scholar · View at Scopus
  4. A. Coskun, T. Rosing, K. Mihic, G. Micheli, and Y. Leblebici, “Analysis and optimization of mpsoc reliability,” Journal of Low Power Electronics, vol. 2, no. 1, pp. 56–69, 2006. View at Google Scholar
  5. V. Gektin, A. Bar-Cohen, and J. Ames, “Coffin-manson fatigue model of underfilled flip-chips,” IEEE Transactions on Components Packaging and Manufacturing Technology A, vol. 20, no. 3, pp. 317–326, 1997. View at Google Scholar · View at Scopus
  6. Y. Liu, H. Yang, R. P. Dick, H. Wang, and L. Shang, “Thermal vs energy optimization for DVFS-enabled processors in embedded systems,” in Proceedings of the 8th International Symposium on Quality Electronic Design (ISQED '07), pp. 204–209, San Jose, Calif, March 2007. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Harchol-Balter and A. B. Downey, “Exploiting process lifetime distributions for dynamic load balancing,” ACM Transactions on Computer Systems, vol. 15, no. 3, pp. 253–285, 1997. View at Google Scholar · View at Scopus
  8. J. Yang, X. Zhou, M. Chrobak, Y. Zhang, and L. Jin, “Dynamic thermal management through task scheduling,” in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS '08), pp. 191–201, Austin, Tex, USA, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  9. D. Atienza, V. Del, G. Pablo et al., “A fast hw/sw fpga-based thermal emulation framework for multi-processor system-on-chip,” in Proceedings of the 43rd annual Design Automation Conference (DAC '06), pp. 618–623, San Francisco, Calif, USA, July 2006.
  10. M. M. Sabry, J. L. Ayala, and D. Atienza, “Thermal-aware compilation for system-on-chip processing architectures,” in Proceedings of the 20th ACM Great Lakes Symposium on VLS (GLSVLSI '10), pp. 221–226, May 2010. View at Publisher · View at Google Scholar · View at Scopus
  11. M. Monchiero, R. Canal, and A. Gonzalez, “Power/performance/thermal design-space exploration for multicore architectures,” IEEE Transactions on Parallel and Distributed Systems, vol. 19, no. 5, pp. 666–681, 2008. View at Publisher · View at Google Scholar · View at Scopus
  12. J. M. Rabaey, Low Power Design Essentials, Springer, New York, NY, USA, 2009.
  13. H. Li, P. Liu, Z. Qi et al., “Efficient thermal simulation for run-time temperature tracking and management,” in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '05), pp. 130–133, San Jose, Calif, USA, October 2005. View at Publisher · View at Google Scholar · View at Scopus
  14. W. Huang, S. Velusamy, K. Sankaranarayanan, K. Skadron, M. Stan, and A. Tarjanet, “Temperature-aware microarchitecture: extended discussion and results,” Tech. Rep. CS-2003-08, University of Virginia, Computer Science Department, Charlottesville, Va, USA, 2003. View at Google Scholar
  15. D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: a framework for architectural-level power analysis and optimizations,” in Proceedings of the the 27th Annual International Symposium on Computer Architecture (ISCA '00), pp. 83–94, June 2000. View at Scopus
  16. D. Brooks and M. Martonosi, “Dynamic thermal management for high-performance microprocessors,” in Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA '01), pp. 171–182, Monterrey, Mexico, January 2001. View at Scopus
  17. http://proteas.microlab.ntua.gr/ksiop/software.
  18. Gaisler, Leon3, http://www.gaisler.com/.
  19. W. Huang, K. Sankaranarayanan, K. Skadron, R. J. Ribando, and M. R. Stan, “Accurate, pre-RTL temperature-aware design using a parameterized, geometric thermal model,” IEEE Transactions on Computers, vol. 57, no. 9, pp. 1277–1288, 2008. View at Publisher · View at Google Scholar · View at Scopus
  20. K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron, “A case for thermal-aware floorplanning at the microarchitectural level,” Journal of Instruction-Level Parallelism, vol. 7, pp. 1–16, 2005. View at Google Scholar · View at Scopus
  21. A. Raghunathan, N. K. Jha, and S. Dey, High-Level Power Analysis and Optimization, Kluwer Academic, New York, NY, USA, 1998.
  22. F. Zanini, D. Atienza, and G. De Micheli, “A control theory approach for thermal balancing of MPSoC,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '09), pp. 37–42, Yokohama, Japan, January 2009. View at Publisher · View at Google Scholar · View at Scopus
  23. Synopsys Incorporation, http://www.synopsys.com/.
  24. Cadence Incorporation, http://www.cadence.com/.
  25. Prime Time PX, http://www.synopsys.com/tools/implementation/signoff/pages/primetime.aspx.
  26. S. Sapatnekar, “Rc interconnect optimization under the elmore delay model,” Tech. Rep. ISU-CPRE-94-SS03, 1994. View at Google Scholar
  27. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, “Mibench: a free, commercially representative embedded benchmark suite,” in Proceedings of the 4th IEEE International Workshop on Workload Characterization (WWC '01), pp. 3–14, December 2001.
  28. S. Canumalla and P. Viswanadham, Portable Consumer Electronics: Packaging, Material, and Reliability, PennWell Corporation, Tulsa, Okla, USA, 2010.
  29. ITRS, International technology roadmap for semiconductors. 2009.
  30. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, “Lifetime reliability: toward an architectural solution,” IEEE Micro, vol. 25, no. 3, pp. 70–80, 2005. View at Publisher · View at Google Scholar · View at Scopus