Table of Contents
VLSI Design
Volume 2012, Article ID 793196, 11 pages
http://dx.doi.org/10.1155/2012/793196
Research Article

An Empirical Investigation on System and Statement Level Parallelism Strategies for Accelerating Scatter Search Using Handel-C and Impulse-C

School of Engineering and Computer Science, University of Guelph, Guelph, ON, Canada N1G 2W1

Received 4 March 2011; Revised 4 August 2011; Accepted 1 October 2011

Academic Editor: Gregory Peterson

Copyright © 2012 M. Walton et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman, San Francisco, Calif, USA, 1979.
  2. F. Glover, “A template for scatter search and path relinking,” in Artificial Evolution, J. Hao, E. Lutton, E. Ronald, M. Schoenauer, and D. Snyers, Eds., vol. 1363 of Lecture Notes in Computer Science, pp. 13–54, Springer, Berlin, Germany, 1998. View at Google Scholar
  3. M. Laguna and R. Mart, Scatter Search: Methodology and Implementations in C, Kluwer Academic, 2003.
  4. F. Garcia-Lopez, B. Melian-Batista, J. A. Moreno-Perez, and J. M. Moreno-Vega, “Parallelization of the scatter search for the p-median problem,” Parallel Computing, vol. 29, no. 5, pp. 575–589, 2003. View at Publisher · View at Google Scholar
  5. F. Garca-Lpez, M. G. Torres, B. Melin-Batista, J. A. M. Prez, and J. M. Moreno-Vega, “Parallel scatter search,” in Parallel Metaheuristics: A New Class of Algorithms, pp. 223–244, John Wiley & Sons, 2005. View at Google Scholar
  6. B. Adenso-Diaz, S. Garcia-Carbajal, and S. Lozano, “An empirical investigation on parallelization strategies for scatter search,” European Journal of Operational Research, vol. 169, no. 2, pp. 490–507, 2006. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Vavouras, K. Papadimitriou, and I. Papaefstathiou, “Implementation of a genetic algorithm on a Virtex-II pro FPGA,” in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, p. 287, 2009.
  8. S. Coe, S. Areibi, and M. Moussa, “A hardware memetic accelerator for VLSI circuit partitioning,” Computers and Electrical Engineering, vol. 33, no. 4, pp. 233–248, 2007. View at Publisher · View at Google Scholar · View at Scopus
  9. A. Upegui, C. A. Pena-Reyes, and E. Sanchez, “An FPGA platform for on-line topology exploration of spiking neural networks,” Microprocessors and Microsystems, vol. 29, no. 5, pp. 211–223, 2005. View at Publisher · View at Google Scholar · View at Scopus
  10. IEEE, “VASG: VHDL analysis and standardization group,” 2008, http://www.vhdl.org/vasg/.
  11. D. Thomas and P. Moorby, The Verilog Hardware Description Language, Springer, 2008.
  12. Agility, “Handel-C reference manual,” 2009, http://www.mentor.com/products/fpga/handel-c/upload/handelc-reference.pdf.
  13. Impulse Accelerated Technologies, “Impluse c: Software tools for an accelerated world,” 2010, http://www.impulseaccelerated.com/.
  14. Mentor Graphics, “Catapult C,” 2010, http://www.mentor.com/products/esl/high-levelsynthesis/ catapult-synthesis/.
  15. M. Walton, G. Grewal, and G. Darlington, “Parallel FPGA-based implementation of scatter search,” in Proceedings of the 12th Annual Genetic and Evolutionary Computation Conference, pp. 1075–1082, ACM, New York, NY, USA, July 2010. View at Publisher · View at Google Scholar · View at Scopus
  16. M. Walton, G. Grewal, and G. Darlington, “Hardware acceleration of scatter search,” in Proceedings of the International Conference on High Performance Computing and Simulation (HPCS '10), pp. 436–443, July 2010. View at Publisher · View at Google Scholar · View at Scopus
  17. H. Kellerer, U. Pferschy, and D. Pisinger, Knapsack Problems, Springer, 2004.
  18. R. Kamat, V. Shelake, and S. Shinde, Unleash the System On Chip Using FPGAs and Handel C, Springer, 2010.
  19. D. Pellerin and S. Thibault, Practical FPGA Programming in C, Prentice Hall, 2005.
  20. Mentor Graphics, “Handel-C synthesis methodology,” 2010, http://www.mentor.com/products/fpga/handel-c/.
  21. Z. Michalewicz, Genetic Algorithms Plus Data Structures Equals Evolution Programs, Springer, New York, NY, USA, 1994.
  22. Xilinx, “ISE 11,” 2010, http://www.xilinx.com/support/documentation/dt_ise11-1.htm.
  23. L. Garling and G. Woods, “Enhancing the analysis of variance (ANOVA) technique with graphical analysis and its application to wafer processing equipment,” IEEE Transactions on Components, Packaging, and Manufacturing Technology A, vol. 17, no. 1, pp. 149–152, 1994. View at Publisher · View at Google Scholar · View at Scopus
  24. E. Alba, Parallel Metaheuristics: a New Class of Algorithms, Wiley-Interscience, 2005.
  25. R. O. Kuehl, Design of Experiments: Statistical Principles of Research Design and Analysis, Duxbury/Thomson Learning Press, Pacific Grove, Calif, USA, 2nd edition, 2000.