Communication and Memory Architecture Design of Application-Specific High-End Multiprocessors

Figure 10

Area/performance tradeoffs for the flat communication network are shown on the (a) and for the two-level hierarchical on (b).

(a)

(b)