VLSI Design

VLSI Design / 2012 / Article / Fig 19

Research Article

Adaptivity Support for MPSoCs Based on Process Migration in Polyhedral Process Networks

Figure 19

Execution time and generated traffic as a function of the process mapping. Only inter-tile communication links are depicted.
987209.fig.0019

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at help@hindawi.com to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.