VLSI Design

VLSI Design / 2013 / Article / Tab 6

Research Article

A High-Speed and Low-Energy-Consumption Processor for SVD-MIMO-OFDM Systems

Table 6

Circuit performance with bit length limitation.

Single Block (18 entries)

Calculation time (ms) 6.33 1.16
(per matrix) (0.06) (0.01)
Gate count 73,564 81,943
Power consumption (mW) 18.5 30.8
Energy consumption ( J) 117.0 35.8
(per matrix) (1.1) (0.3)