Table of Contents
VLSI Design
Volume 2014, Article ID 343960, 6 pages
http://dx.doi.org/10.1155/2014/343960
Research Article

Low-Area Wallace Multiplier

Department of Engineering, Macquarie University, Sydney, NSW 2109, Australia

Received 18 March 2014; Accepted 23 April 2014; Published 12 May 2014

Academic Editor: Yu-Cheng Fan

Copyright © 2014 Shahzad Asif and Yinan Kong. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. N. H. E. Weste and D. M. Harris, Integrated Circuit Design, Pearson, 2010.
  2. J.-Y. Kang and J.-L. Gaudiot, “A fast and well-structured multiplier,” in Proceedings of the EUROMICRO Systems on Digital System Design (DSD '04), pp. 508–515, September 2004. View at Scopus
  3. C. R. Baugh and B. A. Wooley, “A twos complement parallel array multiplication algorithm,” IEEE Transactions on Computers, vol. C-22, no. 12, pp. 1045–1047, 1973. View at Google Scholar · View at Scopus
  4. S.-R. Kuang, J.-P. Wang, and C.-Y. Guo, “Modified booth multipliers with a regular partial product array,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 5, pp. 404–408, 2009. View at Publisher · View at Google Scholar · View at Scopus
  5. B. C. Paul, S. Fujita, and M. Okajima, “ROM-based logic (RBL) Design: a low-power 16 bit multiplier,” IEEE Journal of Solid-State Circuits, vol. 44, no. 11, pp. 2935–2942, 2009. View at Publisher · View at Google Scholar · View at Scopus
  6. C. S. Wallace, “A suggestion for a fast multiplier,” IEEE Transactions on Electronic Computers, vol. EC-13, no. 1, pp. 14–17, 1964. View at Google Scholar
  7. R. S. Waters and E. E. Swartzlander, “A reduced complexity wallace multiplier reduction,” IEEE Transactions on Computers, vol. 59, no. 8, pp. 1134–1137, 2010. View at Publisher · View at Google Scholar · View at Scopus
  8. S. Rajaram and K. Vanithamani, “Improvement of Wallace multipliers using parallel prefix adders,” in Proceedings of the International Conference on Signal Processing, Communication, Computing and Networking Technologies (ICSCCN '11), pp. 781–784, July 2011. View at Publisher · View at Google Scholar · View at Scopus
  9. P. Jagadeesh, S. Ravi, and K. H. Mallikarjun, “Design of high performance 64 bit mac unit,” in Proceedings of the International Conference on Circuits, Power and Computing Technologies (ICCPCT '13), pp. 782–786, March 2013.
  10. M. Kumaran and M. Kamarajan, “Multicore embedded system using parallel processing technique,” International Journal of Emerging Trands in Electrical and Electronics, vol. 5, no. 3, 2013. View at Google Scholar
  11. L. Dadda, “Some schemes for parallel multipliers,” Alta Frequenza, vol. 34, pp. 349–356, 1965. View at Google Scholar
  12. P. M. Kogge and H. S. Stone, “A parallel algorithm for the efficient solution of a general class of recurrence equations,” IEEE Transactions on Computers, vol. C-22, no. 8, pp. 786–793, 1973. View at Google Scholar · View at Scopus
  13. J. Sklansky, “Conditional-sum addition logic,” IRE Transactions on Electronic Computers, vol. EC-9, pp. 226–231, 1960. View at Google Scholar · View at MathSciNet
  14. R. P. Brent and H. T. Kung, “A regular layout for parallel adders,” IEEE Transactions on Computers, vol. C-31, no. 3, pp. 260–264, 1982. View at Google Scholar · View at Scopus
  15. R. Ward and T. Molteno, “Table of linear feedback shift registers,” Datasheet, Department of Physics, University of Otago, 2007.