Table of Contents
VLSI Design
Volume 2014, Article ID 698041, 5 pages
http://dx.doi.org/10.1155/2014/698041
Research Article

Engineering Change Orders Design Using Multiple Variables Linear Programming for VLSI Design

Department of Electronic Engineering, National Taipei University of Technology, Taipei 10608, Taiwan

Received 7 June 2014; Accepted 18 July 2014; Published 24 August 2014

Academic Editor: Chih-Cheng Lu

Copyright © 2014 Yu-Cheng Fan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. A. Roy and I. L. Markov, “ECO-system: embracing the change in placement,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 12, pp. 2173–2185, 2007. View at Publisher · View at Google Scholar · View at Scopus
  2. C. Tan and I. H. Jiang, “Recent research development in metal-only ECO,” in Proceedings of the 54th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS '11), pp. 1–4, August 2011. View at Publisher · View at Google Scholar · View at Scopus
  3. Y. M. Kuo, Y. T. Chang, S. C. Chang, and M. Marek-Sadowska, “Spare cells with constant insertion for engineering change,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 3, pp. 456–460, 2009. View at Google Scholar
  4. D. Brand, A. Drumm, S. Kundu, and P. Narain, “Incremental synthesis,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 14–18, 1994.
  5. S. Huang, K. Chen, and K. Cheng, “AutoFix: A hybrid tool for automatic logic rectification,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 9, pp. 1376–1384, 1999. View at Publisher · View at Google Scholar · View at Scopus
  6. C. Lin, K. Chen, and M. Marek-Sadowska, “Logic synthesis for engineering change,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 2-3, pp. 282–292, 1999. View at Google Scholar · View at Scopus
  7. T. Shinsha, T. Kubo, Y. Sakataya, J. Koshishita, and K. Ishihara, “Incremental logic synthesis through gate logic structure identification,” in Proceedings of the IEEE/ACM Conference on Design Automation, pp. 391–397, Jun 1986.
  8. G. Swamy, S. Rajamani, C. Lennard, and R. K. Brayton, “Minimal logic re-synthesis for engineering change,” in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1596–1599, 1997.
  9. Y. Watanabe and R. K. Brayton, “Incremental synthesis for engineering changes,” in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '91), pp. 40–43, Cambridge, Mass, USA, October 1991. View at Publisher · View at Google Scholar · View at Scopus
  10. J. Wang, Finding the Minimal Logic Difference for Functional ECO, Taiwan Cadence Design Systems, 2012.
  11. Y. C. Fan and H. W. Tsao, “Watermarking for intellectual property protection,” IEE Electronics Letters, vol. 39, no. 18, pp. 1316–1318, 2003. View at Publisher · View at Google Scholar · View at Scopus
  12. Y. Fan and H. Tsao, “Boundary scan test scheme for IP core identification via watermarking,” IEICE Transactions on Information and Systems, vol. E88-D, no. 7, pp. 1397–1400, 2005. View at Publisher · View at Google Scholar · View at Scopus
  13. Y. Fan, “Testing-based watermarking techniques for intellectual-property identification in SOC design,” IEEE Transactions on Instrumentation and Measurement, vol. 57, no. 3, pp. 467–479, 2008. View at Publisher · View at Google Scholar · View at Scopus
  14. Y. Fan and Y. Chiang, “Discrete wavelet transform on color picture interpolation of digital still camera,” VLSI Design, vol. 2013, Article ID 738057, 9 pages, 2013. View at Publisher · View at Google Scholar · View at MathSciNet