Shared Reed-Muller Decision Diagram Based Thermal-Aware AND-XOR Decomposition of Logic Circuits

<div>Average percentage improvement with respect to min. area and min. power-density.</div>

VLSI Design

Figure 10: Shared Reed-Muller Decision Diagram Based Thermal-Aware AND-XOR Decomposition of Logic Circuits 