New Proposal for MCML Based Three-Input Logic Implementation

Figure 5

Topology 1: (a) gate level schematic and (b) complete MOS schematic.

(a)

(b)