State-Transition-Aware Spilling Heuristic for MLC STT-RAM-Based Registers

Figure 1

A 2-coloring example in conventional register allocation.