Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2017, Article ID 1030249, 9 pages
https://doi.org/10.1155/2017/1030249
Research Article

State-Transition-Aware Spilling Heuristic for MLC STT-RAM-Based Registers

1College of Information Engineering, Capital Normal University, Beijing 100048, China
2Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA
3Beijing Advanced Innovation Center for Imaging Technology, Beijing, China

Correspondence should be addressed to Keni Qiu; nc.ude.unc@nkuiq

Received 6 June 2017; Accepted 22 October 2017; Published 22 November 2017

Academic Editor: Chien-In Henry Chen

Copyright © 2017 Yuanhui Ni et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. Ranjbar Pirbasti, M. Fazeli, and A. Patooghy, “Phase Change Memory lifetime enhancement via online data swapping,” Integration, the VLSI Journal, vol. 54, pp. 47–55, 2016. View at Publisher · View at Google Scholar · View at Scopus
  2. S. Mittal, “A survey of techniques for architecting processor components using domain-wall memory,” ACM Journal on Emerging Technologies in Computing Systems, vol. 13, no. 2, article no. 29, 2016. View at Publisher · View at Google Scholar · View at Scopus
  3. Q. Li, L. Shi, C. J. Xue et al., “Access characteristic guided read and write cost regulation for performance improvement on flash memory,” in Proceedings of the in USENIX Conference on File and Storage Technologies (FAST 16), pp. 125–132, Santa Clara, Calif, USA, 2016.
  4. R. Bishnoi, M. Ebrahimi, F. Oboril, and M. B. Tahoori, “Improving Write Performance for STT-MRAM,” IEEE Transactions on Magnetics, vol. 52, no. 8, 2016. View at Publisher · View at Google Scholar · View at Scopus
  5. G. J. Chaitin, M. A. Auslander, A. K. Chandra, J. Cocke, M. E. Hopkins, and P. W. Markstein, “Register allocation via coloring,” Computer Languages, vol. 6, no. 1, pp. 47–57, 1981. View at Publisher · View at Google Scholar · View at Scopus
  6. K. D. Cooper and A. Dasgupta, “Tailoring graph-coloring register allocation for runtime compilation,” in Proceedings of the 4th International Symposium on Code Generation and Optimization, CGO 2006, pp. 39–49, USA, March 2006. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Zhao, Y. Xue, C. Yang, and C. J. Xue, “Minimizing MLC PCM write energy for free through profiling-based state remapping,” in Proceedings of the 2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015, pp. 502–507, Japan, January 2015. View at Publisher · View at Google Scholar · View at Scopus
  8. C. J. Xue, Y. Zhang, Y. Chen, G. Sun, J. J. Yang, and H. Li, “Emerging non-volatile memories: Opportunities and challenges,” in Proceedings of the Embedded Systems Week 2011, ESWEEK 2011 - 9th IEEE/ACM International Conference on Hardware/Software-Codesign and System Synthesis, CODES+ISSS'11, pp. 325–334, Taiwan, October 2011. View at Publisher · View at Google Scholar · View at Scopus
  9. W. Wen, Y. Zhang, M. Mao, and Y. Chen, “State-restrict MLC stt-ram designs for high-reliable high-performance memory system,” in Proceedings of the 51st Annual Design Automation Conference, DAC 2014, USA, June 2014. View at Publisher · View at Google Scholar · View at Scopus
  10. X. Chen, N. Khoshavi, J. Zhou et al., “AOS: Adaptive overwrite scheme for energy-efficient MLC STT-RAM cache,” in Proceedings of the 53rd Annual ACM IEEE Design Automation Conference, DAC 2016, USA, June 2016. View at Publisher · View at Google Scholar · View at Scopus
  11. D. Chabi, W. Zhao, J.-O. Klein, and C. Chappert, “Design and analysis of radiation hardened sensing circuits for Spin transfer torque magnetic memory and logic,” IEEE Transactions on Nuclear Science, vol. 61, no. 6, pp. 3258–3264, 2014. View at Publisher · View at Google Scholar · View at Scopus
  12. G. Tsiligiannis, L. Dilillo, A. Bosio et al., “Testing a commercial MRAM under neutron and alpha radiation indynamic mode,” IEEE Transactions on Nuclear Science, vol. 60, no. 4, pp. 2617–2622, 2013. View at Publisher · View at Google Scholar · View at Scopus
  13. Y. Lakys, W. S. Zhao, J.-O. Klein, and C. Chappert, “Hardening techniques for MRAM-based nonvolatile latches and Logic,” IEEE Transactions on Nuclear Science, vol. 59, no. 4, pp. 1136–1141, 2012. View at Publisher · View at Google Scholar · View at Scopus
  14. N. Goswami, B. Cao, and T. Li, “Power-performance co-optimization of throughput core architecture using resistive memory,” in Proceedings of the 19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013, pp. 342–353, China, February 2013. View at Publisher · View at Google Scholar · View at Scopus
  15. J. Wang and Y. Xie, “A write-aware STTRAM-based register file architecture for GPGPU,” ACM Journal on Emerging Technologies in Computing Systems, vol. 12, no. 1, article no. 6, 2015. View at Publisher · View at Google Scholar · View at Scopus
  16. H. Zhang, X. Chen, N. Xiao, and F. Liu, “Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression,” in Proceedings of the 53rd Annual ACM IEEE Design Automation Conference, DAC 2016, USA, June 2016. View at Publisher · View at Google Scholar · View at Scopus
  17. http://www.mram-info.com/tags/companies/ibm.
  18. Y. Chen, X. Wang, W. Zhu et al., “Access scheme of multi-level cell spin-transfer torque random access memory and its optimization,” in Proceedings of the 53rd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2010, pp. 1109–1112, USA, August 2010. View at Publisher · View at Google Scholar · View at Scopus
  19. H. Falk, “WCET-aware register allocation based on graph coloring,” in Proceedings of the 2009 46th ACM/IEEE Design Automation Conference, DAC 2009, pp. 726–731, usa, July 2009. View at Scopus
  20. X. Lou, Z. Gao, D. V. Dimitrov, and M. X. Tang, “Demonstration of multilevel cell spin transfer switching in MgO magnetic tunnel junctions,” Applied Physics Letters, vol. 93, no. 24, Article ID 242502, 2008. View at Publisher · View at Google Scholar · View at Scopus
  21. P. Bogdan, “Mathematical modeling and control of multifractal workloads for data-center-on-a-chip optimization,” in Proceedings of the 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015, Canada, September 2015. View at Publisher · View at Google Scholar · View at Scopus
  22. M. Zhao, Y. Xue, J. Hu et al., “State Asymmetry Driven State Remapping in Phase Change Memory,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, no. 1, pp. 27–40, 2017. View at Publisher · View at Google Scholar · View at Scopus
  23. X. Liu, M. Mao, X. Bi, H. Li, and Y. Chen, “An efficient STT-RAM-based register file in GPU architectures,” in Proceedings of the 2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015, pp. 490–495, Japan, January 2015. View at Publisher · View at Google Scholar · View at Scopus
  24. C. Lattner and V. Adve, “LLVM: a compilation framework for lifelong program analysis & transformation,” in Proceedings of the International Symposium on Code Generation and Optimization (CGO '04), pp. 75–86, March 2004. View at Publisher · View at Google Scholar · View at Scopus
  25. H. Luo, J. Hu, L. Shi, C. J. Xue, and Q. Zhuge, “Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM,” in Proceedings of the 53rd Annual ACM IEEE Design Automation Conference, DAC 2016, USA, June 2016. View at Publisher · View at Google Scholar · View at Scopus