logo

VLSI Design

VLSI Design / 2017 / Article / Alg 7

Research Article

A Framework for Scalable TSV Assignment and Selection in Three-Dimensional Networks-on-Chips

Algorithm 7

Setting the elevator bits (optimistic).
Output:
Elevator[LayerNodes] (Elevator location bits)
for all node do
Initialize Elevator[] to all zeros
end for
for all elevator do
for all node of coord do
end for
(11)end for