VLSI Design

VLSI Design / 2017 / Article / Fig 3

Research Article

A Framework for Scalable TSV Assignment and Selection in Three-Dimensional Networks-on-Chips

Figure 3

Illustration of a potential deadlock scenario.