Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2017
/
Article
/
Fig 8
/
Research Article
A Framework for Scalable TSV Assignment and Selection in Three-Dimensional Networks-on-Chips
Figure 8
Average packet latency for an 8 × 8 × 4 NoC.
