Figure 7: Reversible realization of the four-bit falling-edge triggered up/down counter with asynchronous load [43].