VLSI Design

Research Article

First Steps in Creating Online Testable Reversible Sequential Circuits

Figure 8

Reversible realization of the four-bit falling-edge triggered universal register [43].