Figure 8: Reversible realization of the four-bit falling-edge triggered universal register [43].